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Abstract—Past attempts to devise scheduling methods for the 
device test operations of semiconductor manufacturing ﬁrms 
fail to address a signiﬁcant characteristic of multiple-head test 
systems—the dependency of processing rates on the lots processed 
simultanuously on the testers. Since the problem has never been 
modeled accurately in the scheduling literature, feasibility and 
performance of previously proposed scheduling methodologies for 
multihead testers may not be accurately assessed. In this paper, 
we describe the multihead tester scheduling problem, present an 
enumeration solution procedure, and illustrate the problems of 
previously suggested tester scheduling algorithms. 
I. INTRODUCTION 
SEVERAL attempts have been made to devise scheduling methods for the device test operations of semiconductor 
manufacturing ﬁrms. These models, however, fail to address 
a signiﬁcant characteristic of multiple-head test systems—the 
dependency of processing rates on the lots processed simultan-
uously on the testers. The test operation lead time (changeover 
plus processing time), and hence, the tester’s throughput, are 
a function of the combination of lots tested concurrently on 
the various test stations (heads) served by the tester central 
processing unit (CPU). For a multihead tester, whose CPU 
serves two to four heads (multiplexing testers), lot processing 
times can vary by a factor of three or four, depending on the 
lots processed concurrently. Lot lead times are ﬁxed only for 
single head testers, which are used mainly for devices with 
relatively long test times. 
Good scheduling methods for the test area are crucial to the 
ﬁrm’s proﬁtability. Due to the high cost of testing equipment, 
test ﬂoor capacity is limited, which often renders the test stage 
of the manufacturing process a bottleneck, at least for the 
back end subprocess. Also, since customization decisions are 
typically nonreversible, companies hold common component 
inventories upstream at the die bank and then customize them 
to order in assembly and test. This strategy is feasible only if 
product lead-time through assembly and test is short. 
For various reasons processing priorities vary widely (e.g., 
upstream yield and lead time uncertainties, proﬁt margins, 
customer and contract types). Therefore, it is important to 
devise test scheduling methods with objectives that reﬂect 
relative priorities. 
 
 
 
 
 
References [1] and [2] describe a variety of semiconductor 
device testing environments and analyze their scheduling 
complexity. Based on this analysis, the most general and 
complicated scheduling problem arises in the multihead tester 
environment. Since the problem has never been modeled 
accurately in the scheduling literature, the feasibility and 
performance of previously proposed scheduling methodologies 
for multihead testers may not be accurately assessed. In this 
paper, we describe the multihead tester scheduling problem, 
present an enumerative solution procedure, and illustrate the 
problems of previously suggested tester scheduling algorithms. 
II. LITERATURE REVIEW 
The developments in the area of planning and scheduling 
semiconductor test operations started a decade ago. Prior to 
that, the equipment-intensive front end of the semiconductor 
manufacturing process had drawn much more academic atten-
tion than the relatively low-investment back end operations. 
However, the recent increase in device complexity has led to 
the development of complex capital-intensive test systems and 
to the necessity of developing efﬁcient strategies for planning 
and scheduling the test operations. 
Previous research on various aspects of planning and sched-
uling in semiconductor manufacturing can be classiﬁed into 
three major categories: 1) performance evaluation methods; 
2) production planning models; and 3) shop-ﬂoor control 
techniques. The reader is referred to [3] and [4] for a more 
comprehensive discussion of these methodologies. 
The area of shop-ﬂoor control of semiconductor manu-
facturing operations can also be classiﬁed into three major 
categories: 1) dispatching rules and input regulation strategies; 
2) optimal control and knowledge-based systems; and 3) 
deterministic scheduling algorithms. The reader is referred to 
[4] for a detailed review of models that belong to the ﬁrst two 
categories. 
Most deterministic scheduling algorithms for semiconductor 
manufacturing have been designed for wafer fab applications 
and are not applicable to the fundamentally different test oper-
ations (e.g., [5]–[9]). Scheduling test operations has been the 
subject of a series of papers [10]–[17], which focus on ﬁnding 
good heuristics for solving a dynamic real-time scheduling 
problem. The test area in most of these papers is modeled 
as a job shop, with precedence constraints and deterministic 
lead times. Some of the papers also consider the sequence-
dependency of setup times. References [17]–[19] focus on 
equipment and hardware requirements. References [17] and 
[18] use integer programming with Lagrangian relaxation to 
 
  
solve the scheduling problem, and [19] uses Petri nets. In this 
paper, however, we model a process complexity that has not 
been modeled in the past. Multiple-head testers, which are 
common in the industry, have the unique characteristic that 
their processing times depend on tester conﬁguration. We also 
present an enumerative solution technique, and we demonstrate 
that the performance of existing tester scheduling methods 
may lead to infeasible or inferior solutions when applied to 
the multiple head environment. 
III. DESCRIPTION OF THE SINGLE,
 
MULTIHEAD TESTER SCHEDULING PROBLEM
 
The single multihead tester scheduling problem is to max-
imize the total value of the tester throughput in the time 
horizon (e.g., a shift or a day), given a value (reﬂecting 
relative priority) for each test operation on a lot of de-
vices (lot operation) and preventive maintenance activities. 
Process characteristics modeled include lot operation prece-
dence constraints, conﬁguration-dependent processing rates, 
and sequence-dependent changeover times. 
In this section we explain the problem in detail. Due to 
its length, the mathematical programming formulation of the 
problem is not presented here. It can be found in [2]. 
A. Lot Operation and Maintenance Values 
Most semiconductor companies assign lot priorities based 
on their lateness and “destination.” For example, “hot” (high 
priority) lots are typically lots that were promised to customers 
and are already late for their due date (tardy make-to-order 
lots), while low priority lots may be on-time make-to-stock 
lots. Throughout this paper, we assume that each lot operation 
has an associated value, which is known at the beginning 
of the planning horizon and can be modiﬁed between time 
horizons. The value of each device is equal to the lot operation 
value divided by the lot size. Value determination methods are 
beyond the scope of this work, and we refer the interested 
reader to [20]–[22] for approaches to product value estimation. 
We suggest that the value should reﬂect factors such as 
expected ﬁnancial contribution, lot “destination” (inventory 
or outstanding customer order), critical ratio (time until due 
date divided by expected processing duration), and resource 
consumption. 
Since the value factor assigned to each lot captures its 
relative importance to the ﬁrm, a natural scheduling objective 
is to maximize the total value of lots processed over the 
planning horizon . Most semiconductor test facilities operate 
for two or three shifts per 24 hours. Thus, it may be natural to 
solve the scheduling problem for each shift. If lot lead times 
are relatively long, it may be more reasonable to solve the 
problem on a daily or even weekly basis. A rolling horizon 
approach can also be used. 
Existing tester scheduling methods fail to incorporate pre-
ventive maintenance (PM) into the scheduling methodology. 
PM activities may be frequent and time consuming; thus, PM 
is incorporated into the multihead tester scheduling problem 
as follows. 
A maintenance start value is assigned to each head at the 
beginning of , and a value increase factor determines the 
rate at which the value increases linearly with time during . 
When the PM is performed, the cumulative value at its start 
time is added to the cumulative value of the schedule. This 
is an “incentive” system for performing PM activities around 
the time they are due, leaving some ﬂexibility in the choice of 
the exact timing. To avoid performing unnecessary PM when 
the heads are idle (since according to the above logic low 
value is better than the zero added value of the idle state) we 
set a maintenance lower bound, below which PM cannot be 
performed. 
B. Lot Operation Precedence Constraints 
Semiconductor devices may be tested at one or several 
temperatures ([1]–[4]). In addition to temperature-based tests, 
erasable programmable memory devices may undergo before-
erase and after-erase tests. Precedence constraints among lot 
operations are common. When hot or cold tests are more time 
consuming, it would typically be preferable to perform a room-
temperature test ﬁrst and yield out the scrap. The sequence of 
programming-based test operations is also signiﬁcant. 
C. Sequence-Dependent Changeover Times 
Lot changeover times in semiconductor testing can range 
from a few minutes to several hours and be of the same order 
of magnitude as the lot processing times ([1], [2], [10], [11], 
[14]). 
D. Conﬁguration-Dependent Processing Rates 
Each lot operation can be characterized by its device test 
time and handling time. The device test time is the time it takes 
the CPU to test the functionality of the device. The handling 
time is the minimal time between tests of consecutive devices 
of the same lot. A detailed description of tester mechanics and 
their effect on test and handling times can be found in [2]. 
Device test times range from a few seconds to a few 
minutes, depending on the complexity of the device. The 
device handling time is often of the same order of magnitude. 
A scenario in which a device handling time is longer than its 
test time is not uncommon, especially for simple and “mature” 
devices for whom the test is particularly short. 
On a single-head tester, the lot processing (testing) time 
can be simply calculated as the product of the device test plus 
handling time and the lot size. However, a multihead system 
can have two to four heads, and each head can either process a 
lot, undergo maintenance, undergo changeover, or be idle due 
to lack of work. In such a tester, the CPU tests a single device 
from each of its processing heads in each cycle. The CPU 
approaches the heads sequentially, skipping the nonprocessing 
heads. However, the CPU has to wait if it arrives back at a 
testing head, but the device it is supposed to test next has 
not yet completed its handling. Thus, if the device handling 
time on any head is greater than the sum of the test times 
on the other heads, the CPU will incur idle time. A CPU 
is particularly prone to incur such idle time when some of 
its heads are undergoing changeover or maintenance, since 
  
Fig. 1. Sample test conﬁgurations sequences. 
in these cases the number of testing heads is reduced, and 
the probability that one of the handling times will dominate 
the total testing time is increased. Thus, the multihead tester 
scheduling problem is to select the optimal sequence of tester 
conﬁgurations during . The selected conﬁgurations determine 
the tester throughput. 
Note that if the sum of the test times on the other testing 
heads is greater than the lot handling time, the lot processing 
time will be longer than the minimum time, since each device 
will have to wait for its test. In this paper, however, our major 
concern is CPU idle time, which reﬂects production efﬁciency, 
not the individual lot processing time. 
Fig. 1 illustrates the operation of a four-head test system 
in three cases: Case I, in which there is no CPU idle time; 
Case II, in which the CPU incurs idle time; and Case III, in 
which lot processing time is minimal but the system CPU is 
underutilized (the idle time per cycle is —the handling time 
of lot 4). 
In order to decrease the test time, some testers are capable of 
testing several devices in parallel on the same head (typically 
two or three), resulting in a shorter test time per unit. For 
example, if the test time per device when tested by itself is 
3 s, two devices in parallel may take 4 s to test, and three 
devices may take 4.5 s. 
It is important to distinguish between multihead testing 
(mutiplexing) and parallel testing of several devices on the 
same head. In parallel testing the parallel-tested devices must 
be identical and must be loaded and unloaded together onto the 
same head. In multihead testing, each head can test a different 
device type and is independent of the other heads in terms of 
loading and unloading its devices. 
From a scheduling perspective, parallel testing of a lot of 
devices can be viewed as testing a smaller lot of devices, with 
a longer test time per device. We therefore assume throughout 
this paper that test time and lot size data are preadjusted to 
the parallel testing case if applicable. 
The conﬁguration cycle time is the time it takes the CPU 
to complete a testing cycle of a single device from each 
of the processing heads (see Fig. 1). The throughput of a 
conﬁguration is the number of cycles that took place over 
the duration of the conﬁguration, which is equivalent to 
the number of units tested on each processing head. The 
conﬁguration value, which is added to the cumulative schedule 
value at the end of the conﬁguration, is the total value of 
the activities that carry value and were performed on the 
heads, i.e., processing and maintenance. If the duration of 
the conﬁguration is shorter than the duration of a mainte-
nance activity or lot operation processing then the relative 
value fractions are summed up to obtain the conﬁguration 
value. 
The problem of maximizing the total conﬁguration value 
during is clearly NP-hard. Even without the additional 
complexity of the conﬁguration-dependent processing times, 
due to the sequence-dependency of the setup times the problem 
can be interpreted as a special case of the Traveling Salesman 
Problem. In particular, this problem is a special case of the 
Orienteering Problem for K agents ([1], [2]), which is shown 
to be NP-hard in [23]. 
IV. ENUMERATION PROGRAM FOR THE SINGLE
 
MULTIHEAD TESTER SCHEDULING PROBLEM
 
We use an enumeration program coded in C (approximately 
2000 lines of code) to solve the problem to optimality. The 
program receives the tester initial conditions—the conﬁgu-
ration at the end of the previous . The activities on the 
heads are then continued in the current . When an activity 
is completed, the program calculates the current time and the 
cumulative value of the work performed up to that point and 
develops all the potential choices for the next activity that can 
be selected at that point. For each choice, the program then 
updates the conﬁguration. The program continues developing 
the solution spectrum, which can also be viewed as a decision 
tree, with branches starting at each decision point (node, 
hereafter), until the end of is reached for all the branches. 
At that point, a comparison of the total cumulative value of the 
branches determines the optimal branch—the optimal sched-
ule. If management wishes to receive several good schedules 
to choose from, the required number of schedules can be 
speciﬁed. 
The program develops the schedule tree based on a depth 
ﬁrst search (DFS) logic, which implies that the program 
develops complete branches one after another, as opposed 
to developing “layers” of nodes, each layer corresponding 
to a stage of the enumeration program. This strategy is 
advantageous since it allows for the termination of the program 
when the tree size or the number of fully developed branches 
exceeds limitations induced by computation time or memory 
requirements. The program then returns the best solution(s) 
achieved, as opposed to reaching the limit without any (or 
  
Fig. 2. Execution time versus number of nodes. 
TABLE I
 
DATA SET
 
a sufﬁcient number of) complete schedules. At each decision 
node, the lot operation or maintenance activity selected to be 
branched into next is the one which carries the highest value 
(greedy selection). 
V. PERFORMANCE ANALYSIS OF THE ENUMERATION PROGRAM 
The enumeration program was developed to run on a PC 
and a workstation. A 100 MHz Pentium microprocessor PC 
was used for the performance analysis. The program was 
applied to a set of randomly generated examples, with similar 
characteristics to industrial data (Table I). 
We shall use this data to get a rough estimate of the tester 
capacity in an 8 h shift. The average conﬁguration cycle time 
for three processing heads would be 7.2 s, and the average lot 
lead time 4.5 h (multiplying conﬁguration cycle time by the 
average lot size and adding thirty minutes of changeover.) For 
two processing heads, the average conﬁguration cycle time is 
4.8 s, leading to an average lot lead time of 3.17 h. The average 
lead time per lot operation is, therefore, approximately four 
hours, i.e., on average two lot operations can be completed on 
each head during an 8 h shift. Twenty lots represent workload 
for approximately ﬁve shifts—a common situation in capacity-
tight test facilities. 
The program execution time was found to be linearly 
correlated to the number of nodes, with approximately 0.25 
s required to generate 1000 nodes (see Fig. 2). Current tech-
nology (500 MHz microprocessor) would probably require 
approximately 50 s per node. 
The number of nodes is mainly a function of the number of 
lots to be processed. Table II presents the average number of 
TABLE II
 
NUMBER OF NODES AND EXECUTION TIME
 
VERSUS NUMBER OF SINGLE-OPERATION LOTS
 
nodes created for four, nine, and ten single-operation lots and 
their respective execution times. 
The number of operations per lot also affects the resulting 
tree size. A detailed analysis and formulae for the number of 
nodes as a function of the number of lots and operations per 
lot can be found in [2]. 
Clearly, the computation time may be prohibitively long for 
problems with large number of lot operations. Thus, a rolling 
horizon approach, in which a complete ﬁve-shift schedule 
would be generated every shift, but only a single-shift portion 
of it would be implemented, may be impractical. Instead, since 
the shift duration is much shorter than the makespan of a 
complete schedule, branches can be truncated by the end of 
the shift, resulting in a manageable problem. 
Fig. 3 shows the number of nodes in a tree truncated by 
the end of an 8 h shift (truncated tree, hereafter) as a function 
of the number of lots (with two operations per lot). As can 
be observed, 13 lots result in approximately 10 nodes, or 4 
m of execution time. Current technology may speed up the 
execution time of this size problem to less than 1 min. 
In addition to execution time, another critical measure of 
the program performance is the computer memory required. 
On average, each generated node consumes approximately 1 
KB, limiting the tree size developed on a 1 GB computer 
to 10 nodes, if all of the generated nodes are maintained 
in the memory. A memory-saving technique which involved 
the elimination of inferior branches removed this concern [2]. 
Fig. 4 shows the maximal memory utilization of the program 
(peak utilization during the program run) for varying number 
of nodes. 
Using the combination of DFS and greedy branching proved 
to be powerful. For every problem in the data set, the optimal 
solution was reached within the ﬁrst ten schedules created 
(within 5 min of execution time). Nevertheless, this perfor-
mance, however promising, cannot be guaranteed. 
  
Fig. 3. Number of nodes in a truncated tree versus number of lots with two operations each. 
Fig. 4. Maximal memory utilization in KB for varying number of nodes. 
VI. THE MULTIHEAD MULTIPLE
 
TESTER SCHEDULING PROBLEM
 
A. Description of the Multihead Multiple 
Tester Scheduling Problem 
Depending on the product mix, a semiconductor test facility 
would typically consist of several types of testers, each type 
capable of testing a subset of the products. The test-ﬂoor 
would typically be divided into “bays,” which are groups of 
identical or similar testers. The bays perform test operations 
on disjoint sets of products. Thus, the test-ﬂoor scheduling 
problem can typically be easily decomposed into several 
disjoint bay scheduling problems. However, since the testing 
capabilities of testers in the same bay may have complete 
or partial overlap, determining efﬁcient production planning 
techniques for this situation is not trivial, as discussed in [27]. 
The multihead multiple tester scheduling problem is to 
determine the allocation of lot operations to testers and the 
sequence of conﬁgurations on each tester during the shift. 
The problem is clearly NP-hard, since it is a generalization of 
the multihead single tester scheduling problem. Decomposition 
algorithms for parallel independent testers have been proposed 
in the past (e.g., [15], [16]), but are not applicable to our 
problem since the head interdependency is not considered. 
B. Extending the Enumeration Program for the 
Multiple Tester Scheduling Problem 
Using the enumeration program to solve the multihead 
multiple tester scheduling problem requires the extension of 
the state-space representation to include the status of all the 
heads across all the testers. The set of lot operations to be 
processed is greater since it consists of the workload of all 
the testers combined. The speciﬁcations of each lot operation 
should include tester compatibility information. 
As demonstrated in Fig. 5, the addition of a ﬁfth head to the 
tester increased the number of nodes generated in the truncated 
tree from approximately 4 million to approximately 30 million 
nodes, and each additional head adds approximately an order 
of magnitude to the number of nodes. As can be expected 
from a complete enumeration technique, the extension of the 
enumeration program to the multiple tester scheduling problem 
is likely to be practical only for small problems. 
VII. THE SHORTCOMINGS OF EXISTING
 
TESTER SCHEDULING METHODS
 
Several scheduling algorithms for semiconductor device test 
operations have been published in the literature. References 
[10], [11], and [14] focus on scheduling a single machine 
with sequence-dependent changeover times and precedence 
  
Fig. 5. Number of nodes generated in a truncated tree versus number of heads. 
TABLE III TABLE V 
EXAMPLE DATA SCHEDULE OF NEW METHODOLOGY 
TABLE IV
 
SCHEDULE OF PREVIOUS METHODOLOGY
 
constraints among operations on the same lot, while [12], [13], 
[15], and [16] present methodologies for scheduling multiple 
machines. Some of these methodologies are modiﬁed versions 
of the shifting bottleneck heuristic procedure for job-shop 
scheduling introduced in [24]. In this procedure, a network 
representation is used to capture operation precedence and 
tester dependence relationships. The sequence of operations for 
each tester is determined by the Extended Jackson sequencing 
heuristic ([25], [26]). This procedure may be applied together 
with a heuristic improvement procedure. Reference [16] uses 
the rolling horizon algorithms described in [14] and [15] to 
schedule the individual testers. However, all these algorithms 
assume that the processing time of lot operations are known 
and independent of tester conﬁguration. Some also assume that 
once the assignment of lot operations to testers is determined, 
all operations of lot must be performed on the same tester. 
The algorithms treat each head as a separate tester, assume 
that each lot has a due date, and solve the scheduling problem 
for two objective functions: 1) minimum maximal lateness 
and 2) minimum number of tardy lots . 
Although these performance measures have a customer ser-
vice orientation, they fail to address throughput and priorities. 
These models also have two major shortcomings if applied 
to the multihead tester scheduling problem: 1) the solutions 
would probably be infeasible since the true operation durations 
are conﬁguration dependent and 2) the solutions may be sub-
optimal due to the preallocation of lot operations to heads. 
The following example demonstrates these concerns. It also 
demonstrates the advantage of using multihead testers over 
single-head testers. 
A. Example: Single-Operation Lots Processed 
on a Three-Head Tester 
In this example, the changeover time is 2400 s. Test times, 
handling times, and due dates are given in seconds. 
According to the algorithms suggested in [10], [11], and 
[14], each lot should be preassigned to a head. In order to 
balance the workload among the heads, we assume that lots 1, 
4, 7 are assigned to head 1, lots 2, 5, 8 are assigned to head 
2, and lots 3, 6, 9 are assigned to head 3. Assuming that no 
changeover is required for the ﬁrst lot, these algorithms (“pre-
  
Fig. 6. Gantt charts for the schedules of the previous and the new method-
ologies. 
vious methodology,” hereafter) would result in the schedule 
described in Table IV. In contrast, the optimal schedule for 
the tester as determined by the enumeration program (“new 
methodology,” hereafter) is summarized in Table V. 
The Gantt chart for both schedules is presented in Fig. 6. 
This example demonstrates that the previous methodology 
may generate very inefﬁcient schedules when applied to a 
multihead tester environment. The total CPU idle time ac-
cumulated in the previous methodology is 4800 s (or 1.3 h). 
This idle time results from the following situations. 
1) All heads undergo changeover simultaneously (conﬁgu-
ration 2). 
2) A single head is processing while other heads undergo 
changeover (conﬁguration 5). 
3) Two heads are processing and one lot’s handling time is 
longer than the other lot’s test-time (conﬁguration 7). 
In the new methodology, the CPU does not have idle time 
at all. The schedule makespan of the previous methodology is 
33 200 s, i.e., 9.2 h, as compared with the makespan of the 
new methodology, which is only 27 600 s, or 7.66 h. 
VIII. CONCLUSION 
In this paper, we described the semiconductor test-ﬂoor 
scheduling problem in detail, capturing the unique structure 
and characteristics of the multihead device testing process. 
We developed an enumeration program for solving the problem 
and illustrated the infeasibility and inferiority of solutions gen-
erated by algorithms that assume conﬁguration-independent 
processing rates. 
As expected, the enumeration program can ﬁnd the optimal 
solutions for relatively small single-tester and multiple-tester 
problems. However, it can serve as a benchmark, generating 
optimal solutions against which heuristics may be compared. 
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